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Abstract: In this work, we describe how the preservation of value-equivalence of variables can be
proved based on translation validation of synchronous data-flow value-graphs. It focuses on proving
that every output variables in the original program and their counterparts in the transformed
program, the generated C code, have the same values. The computation of each output variable
and its counterpart is represented by a formal representation, a shared value-graph.
This graph deterministically represents the computation of the output in the original program and
its counterpart in the transformed program, and the nodes for the common variables have been
shared in the graph. Given a SDVG, support that we want to show that the two output variables
have the same value. We simply need to check that they are represented by graphs which are
rooted at the same graph node. We manage to make the check by normalizing SDVGs by some
rewrite rules.
Key-words: Formal Verification, Translation Validation, Certified Compiler, Value-Graphs,
Synchronous Programs
Translation Validation d’évaluation de SDVG: de Signal
vers C
Résumé : Dans ce travail, nous décrivons comment la préservation de la valeur d’équivalence
de variables peut être prouvée sur la base de la translation validation de valeur-graphe synchrone.
Il se concentre sur ce qui prouve que toutes les variables de sortie dans le programme d’origine et
leurs correspondants dans le programme transformé, le code C généré, ont les mêmes valeurs. Le
calcul de chaque variable de sortie et son correspondant est représentée par une représentation
formelle, un valeur-graphe partagé.
Ce graphique représente la facon déterministe le calcul de la sortie dans le programme
d’origine et son équivalent dans le programme transformé, et les noeuds pour les variables com-
munes ont été partagées dans le graphique. Étant donné un SDVG, soutenons que nous voulons
montrer que les deux variables de sortie ont la même valeur. Nous avons simplement besoin de
vérifier qu’ils sont représentés par des graphiques qui sont enracinées dans le même noeud du
graphe. Nous parvenons à faire le chèque en normalisant SDVGs par des règles de réécriture.
Mots-clés : Formal Verification, Translation Validation, Certified Compiler, Value-Graphs,
Synchronous Programs
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1 Introduction
At a high level, our tool works as follows. For a transformation, it takes the input program and
its transformed counterpart, constructs the corresponding SDVG for each output variable. Then
it checks that for every output variable in input program and its counterpart in transformed
program, they have the same value. If the result says that there exists any non-equivalence
then the compiler emits compilation error. Otherwise, the compiler continues its work. The
integration of this verification process into the compilation process can be depicted as in Figure
1.
*.SIG *_BASIC_TRA.SIG *_BOOL_TRA.SIG *_SEQ_TRA.SIG C/C++, Java
Clock Calculation, 
Boolean Abstraction
Scheduling Code Generation
SDVG 
Translation 
Validation
Figure 1: A bird’s-eye view of the verification process
We believe that our validator must have the following features to be effective. First, we do
not modify or instrument the compiler, and we treat the compiler as a “black box”, hence our
validator is not affected from the future update or modification of the compiler. Our approach
is to apply the verification to the compiler transformations themselves in order to automatically
generate formal evidence that the clock semantics of the source program is preserved during
program transformations, as per applicable qualification standard. Second, it is important that
the validator can be scaled to large programs, in which we represent the desired program seman-
tics with our scalable abstraction and use efficient graph libraries to achieve the expected goals:
traceability and formal evidence.
The remainder of this chapter is organized as follows. Section 3 describes how code can be
generated, as the final step of the compilation process, following different schemes. Section 4
illustrates the concept of SDVG and the verification procedure. In Section 5, we consider the
formal definition of SDVG and the representation of Signal program and generated C code as
SDVGs. Section 6 addresses the mechanism of the verification process based on the rewrite
rules and the normalization of a SDVG methods, the application of the verification process to
the Signal compiler, and its integration in the Polychrony toolset [1]. Section 7 presents some
related works, concludes our work and outlines future directions.
2 The Signal language
2.1 Language features
Signal [2, 3] is a polychronous data-flow language that allows the specification of multi-clocked
systems. Signal handles unbounded sequences of typed values (x(t))t∈N, called signals, denoted
as x. Each signal is implicitly indexed by a logical clock indicating the set of instants at which
the signal is present, noted Cx. At a given instant, a signal may be present where it holds a value,
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or absent where it holds no value (denoted by #). Given two signals, they are synchronous if and
only if they have the same clock. In Signal, a process (written P or Q) consists of the synchronous
composition (noted |) of equations over signals x, y, z, written x := y op z or x := op(y, z), where
op is an operator. A program is a process.
2.1.1 Data domains
Data types consist of usual scalar types (Boolean, integer, float, complex, and character), enu-
merated types, array types, tuple types, and the special type event, subtype of the Boolean type
which has only one value, true.
2.1.2 Operators
The core language consists of two kinds of “statements” defined by the following primitive op-
erators: first four operators on signals and last two operators on processes. The operators on
signals define basic processes (with implicit clock relations) while the operators on processes are
used to construct complex processes with the parallel composition operator:
• Stepwise functions: y := f(x1, ..., xn), where f is a n-ary function on values, defines the
extended stream function over synchronous signals as a basic process whose output y is
synchronous with x1, ..., xn and ∀t ∈ Cy, y(t) = f(x1(t), ..., xn(t)). The implicit clock
relation is Cy = Cx1 = ... = Cxn .
• Delay: y := x$1 init a defines a basic process such that y and x are synchronous, y(0) = a,
and ∀t ∈ Cy ∧ t > 0, y(t) = x(t− 1). The implicit clock is Cy = Cx.
• Merge: y := x default z defines a basic process which specifies that y is present if and
only if x or z is present, and that y(t) = x(t) if t ∈ Cx and y(t) = z(t) if t ∈ Cz \ Cx. The
implicit clock relation is Cy = Cx ∪ Cz.
• Sampling: y := x when b where b is a Boolean signal, defines a basic process such that
∀t ∈ Cx ∩ Cb ∧ b(t) = true, y(t) = x(t), and otherwise, y is absent. The implicit clock
relation is Cy = Cx ∩ [b], where the sub-clock [b] is defined as {t ∈ Cb|b(t) = true}.
• Composition: If P1 and P2 are processes, then P1 | P2, also denoted (|P1 | P2|), is the
process resulting of their parallel composition. This process consists of the composition
of the systems of equations. The composition operator is commutative, associative, and
idempotent.
• Restriction: P where x, where P is a process and x is a signal, specifies a process by
considering x as local variable to P (i.e., x is not accessible from outside P ).
2.1.3 Clock relations
In addition, the language allows clock constraints to be defined explicitly by some derived op-
erators that can be replaced by primitive operators above. For instance, to define the clock of
a signal (represented as an event type signal), y := xˆ specifies that y is the clock of x; it is
equivalent to y := (x = x) in the core language. The synchronization x =ˆ y means that x and y
have the same clock, it can be replaced by xˆ = yˆ. The clock extraction from a Boolean signal is
denoted by a unary when: when b, that is a shortcut for b when b. The clock union x +ˆ y defines
Inria
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a clock as the union Cx ∪Cy, which can be rewritten as xˆ default yˆ. In the same way, the clock
intersection x ∗ˆ y and the clock difference x −ˆ y define clocks Cx ∩ Cy and Cx \ Cy, which can
be rewritten as xˆ when yˆ and when (not( yˆ) default xˆ), respectively.
2.1.4 Example
The following Signal program emits a sequence of values FB,FB− 1, ..., 2, 1, from each value of
a positive integer signal FB coming from its environment:
1 process DEC=
2 (? integer FB;
3 ! integer N)
4 (| FB =ˆ when (ZN <=1)
5 | N := FB default (ZN -1)
6 | ZN := N$1 init 1
7 |)
8 where integer ZN init 1
9 end;
Let us comment this program:
• Lines (2) and (3): FB,N are respectively input and output signals of type integer.
• Line (4): FB is accepted (or it is present) only when ZN becomes less than or equal to 1.
• Line (5): N is set to FB when its previous value is less than or equal to 1, otherwise it is
decremented by 1.
• Line (6): defines ZN as always carrying the previous value of N (the initial value of ZN
is 1).
• Line (8): indicates that ZN is a local signal whose initial value is 1.
Note that the clock of the output signal is more frequent than that of the input. This is illustrated
in the following possible trace:
1 t . . . . . . . . . .
2 FB 6 # # # # # 3 # # 2
3 ZN 1 6 5 4 3 2 1 3 2 1
4 N 6 5 4 3 2 1 3 2 1 2
5 CFB t0 t6 t9
6 CZN t0 t1 t2 t3 t4 t5 t6 t7 t8 t9
7 CN t0 t1 t2 t3 t4 t5 t6 t7 t8 t9
2.1.5 Program structure
The language is modular. In particular, a process can be used as a basic pattern, by means of
an interface that describes its parameters and its input and output signals. Moreover, a process
can use other subprocesses, or even external parameter processes that are only known by their
interfaces. For example, to emit three sequences of values (FBi)− 1, ..., 2, 1 for all three positive
integer inputs FBi, with i = 1, 2, 3, one can define the following process (in which, without
additional synchronizations, the three subprocesses have unrelated clocks):
1 process 3DEC=
2 (? integer FB1 , FB2 , FB3;
3 ! integer N1 , N2 , N3)
4 (| N1 := DEC(FB1)
5 | N1 := DEC(FB2)
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6 | N3 := DEC(FB3)
7 |)
8 end;
3 Code generation in Signal compiler
Code generation is the final step in the compilation process of Signal compiler as depicted in
Figure 2. When a program P consists of no deadlocks, free of clock constraints one could generate
code for P following the Kahn semantics with the code generation functionalities of Polychrony
toolset. The code is generated for different general purpose languages (C, C++, Java) on different
architectures. The generated code in this case is called reactive code. However, one can generate
the defensive code when the program consists of some clock constraints, in this mode, all alarms
are emitted when a contraint is violated during the simulation.
3.1 The principle
The principle of code generation [4] is based on the use of the clock hierarchy resulting from the
clock calculation and the graph of conditional dependencies not only to schedule the instructions
in sequences, but also the schedule component activation in a hierarchical target code. The code
generation follows the general scheme that is depicted in Figure 2. The generated code contains
a main program which controls the step block. The step block consists of a step scheduler that
drives the execution of its step component and updates the state variables corresponding to delay
operators and local variables. The execution of the step block is scheduled by the step scheduler.
The step component can be hierarchical which consists of a set of sub-components called clusters
and has its own local step scheduler. The step block communicates with its environment through
the IO container.
I/O Container
State Variables
Step Component
(Hierarchical)
Step Scheduler
Local Variables
Main
Figure 2: Code generation: General scheme
In general, the generated program will have many files. We consider the target language
code is C. For a process P , a main program is defined in the file P_main.c, the program which
contains the step block called body program is defined in the file P_body.c, and an input-output
program which contains the IO container is defined in the file P_io.c. Each component of the
generated code can be seen as a Signal process. Then they can be reused in an embedding Signal
process.
Inria
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3.1.1 The main program
The pseudo-code in Listing 1 shows the structure of the main program. The main program
opens the IO communication channels with the program environment, and calls the initialization
function. If everything goes fine then it calls the step function repeatedly in the infinite loop
to interact with the environment. The infinite loop can be stopped if the step function returns
a error code 0, meanings that the input stream is empty, and the main program will close the
communication channels. All the called functions are defined in the body program.
Listing 1 : Structure of P_main.c
1 EXTERN int main()
2 {
3 logical code;
4 P_OpenIO ();
5 code = P_initialize ();
6 while(code)
7 {
8 P_stepIO_begin ();
9 code = P_step ();
10 P_stepIO_end ();
11 }
12 P_CloseIO ();
13 }
3.1.2 The step block
Once the IO communication channels and the initialization are completed, the step function
P_step() is responsible for the calculation of the effect of one synchronous step of the system
to interact with the environment, is the essential part of the concrete code. It reads data from
the input streams, computes the outputs and writes the results to the output streams. In
Polychrony toolset, the implementation of the step function can be done in many schemes based
on the clock hierarchy and the graph of conditional dependencies which are produced in the
previous compilation phases by the compiler front-end. These code generation schemes consist
of:
• Global code generation: sequential code, clustered code with static scheduling, clustered
code with dynamic scheduling.
• Modular code generation.
• Distributed code generation.
The next section will describe the sequential, inlining code generation of the step block. For
other code generation schemes, interested readers can refer to [5, 6, 7].
3.1.3 The IO container
The IO container implements the communication of the generated program with the environment
in case the being compiled process contains input and output signals. In the simulation mode,
each input or output signal communicates with the environment via a file as the input stream
or output stream. The IO container in Listing 2 consists of global functions for opening, closing
all files, and for reading and writing data for each input and output signal.
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Listing 2 : Structure of P_io.c
1 EXTERN void P_OpenIO () EXTERN void P_CloseIO ()
2 { {
3 fra = fopen (...); ...
4 if (!fra) { fclose(fwx);
5 ... }
6 exit (1);
7 } EXTERN int r_P_a(integer *a)
8 fwx = fopen (...); {
9 if (!fwx) { return (fscanf(fra ,"%d",a) != EOF);
10 ... }
11 exit (1);
12 } EXTERN void w_P_x(integer x)
13 ... {
14 } fprintf(fwx ,"%d",x);
15 fprintf(fwx ,"\n");
16 fflush(fwx);
17 }
3.2 Sequential code generation
In the context of this work, we will consider the sequential, inlining code generation scheme for
the step function that directly interprets the Signal process obtained after the clock calculation,
boolean abstraction, and scheduling phases of the compiler front-end. We describe the code
structure of the step function for a simple process in Listing 3. The step function obtained by
compiling it is given in Listing 4. The C code introduces an explicit variable for each signal to
represent the clock. Variable C_N is the clock of N and C_FB1, C_FB2 are the clocks of
FB1 and FB2, respectively. As soon as the clock is evaluated and is true, the signal is read if
it is an input signal or updated, otherwise. The state variables (corresponding to the delays) are
updated at the end of the step block in the step finalization. The precedence of the statements
must be consistent with the graph of conditional dependencies, and one can observe that the
tree structure of conditional if-then-else statements which expresse directly the clock hierarchy.
The step function works as follows. It reads the clock values of FB1 and FB2. If C_FB2,
the clock of FB2, has the value true, a new value for FB2 is read and used to compute the
clock of N . In the similar way, if C_FB1 has the value true, a new value for FB1 is read. If
C_N , the clock of N , has the value true, N gets the value 4 ∗ FB1. The updated value of N
is also output.
A computation of this program is given below. At the initialization, the variables can have
arbitrary values which are denoted by ∗.
1 FB1 * 1 2 2 3 5 4 6 9 ...
2 FB2 * 3 0 1 5 4 2 6 2 ...
3 N * 4 4 4 12 20 20 24 24 ...
Taking into account that N in C code is the value of the corresponding signal in Signal program,
we have an observation that the value of N is remained when C_N , the clock of N , has the
value false. Intuitively, based on this observation, we can say that if a variable in the generated
C program whose value is never updated then it will be assigned no value, denoted as #. In the
next sections, we will show how this assumption can be formalized to represent the computation
of step function as a shared value-graph.
Inria
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4 Illustrative example
We begin by showing how our verification process works for an illustrative example. Consider
the following synchronous program WHENOP written in Signal language which is given in Listing
3.
Listing 3 : Program WHENOP in Signal
1 process WHENOP=
2 (? integer FB1; integer FB2;
3 ! integer N)
4 (| N := 4*FB1 when (FB2 >=3)
5 |)
6 end;
And WHENOP_step is step function of the generated C code. This function which is called repeat-
edly in an infinite loop, simulates one synchronous step of the Signal program which is shown in
Listing 4.
Listing 4 : Synchronous Step of WHENOP
1 EXTERN logical WHENOP_step ()
2 {
3 if (! r_WHENOP_C_FB1 (&C_FB1))
4 return FALSE;
5 if (! r_WHENOP_C_FB2 (&C_FB2))
6 return FALSE;
7 if (C_FB2)
8 {
9 if (! r_WHENOP_FB2 (&FB2))
10 return FALSE;
11 }
12 C_CLK_36 = (C_FB2 ? (FB2 >= 3)
13 : FALSE);
14 C_N = C_FB1 && C_CLK_36;
15 if (C_FB1)
16 {
17 if (! r_WHENOP_FB1 (&FB1))
18 return FALSE;
19 }
20 if (C_N)
21 {
22 N = 4 * FB1;
23 w_WHENOP_N(N);
24 }
25 WHENOP_step_finalize ();
26 return TRUE;
27 }
In this example, we use the concept of gated φ-function such as x = φ(c, x1, x2) which is men-
tioned more details in the next sections. It is used to represent the branching in program, which
means x takes the value of x1 if the condition c is satisfied, and the value of x2, otherwise. Since
the generated C programs use persistent variables (i.e. variables that always have some values),
while Signal programs which use volatile variables, we will assume that if a variable (including
the input and output variables) in the generated C program whose value is never updated then it
will be assigned the absent value, denoted as #. And if a statement involves a variable x before
its value update then the value of this variable is the previous value, denoted as m.x.
Considering the equation N := 4 ∗ FB1 when (FB2 >= 3), at a considered instant t, signal
N is present if signal FB1, FB2 are present and FB2 is greater than or equal to 3. When N is
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present, its value is defined by the value of FB1 multiplied by 4. The value of N is # when it
is absent. The computation of this equation can be replaced by the following gated φ-function:
N = φ(N̂ ,N,#)
where N̂ ⇔ (F̂B1 ∧ F̂B2 ∧ (FB2 >= 3)), N = 4 ∗ FB1. Here, N̂ , F̂B1, F̂B2 are boolean
variables that represent the states (false: absent, true: present) of signals N,FB1 and FB2
at instant t, respectively. And N,FB1, FB2 are values of signals N,FB1 and FB2 with the
same types. Then, this gated φ-function indicates that at any instant t such that signals FB1
and FB2 are present and the value of FB2 is greater than or equal to 3, then the value of N is
equal to the value of FB1 multiplied by 4, otherwise the value of N is #.
In the same way, we use a gated φ-function to represent the branching in C code. For instance,
if C_N is true then the value of variable N is defined by the value of FB1 multiplied by 4.
Otherwise, the value of N is never updated. This computation can be replaced by the following
gated φ-function:
N = φ(C_N, 4 ∗ FB1,#)
We replace the variables C_CLK_36 and C_N by their definition, we obtain the synchronous
data-flow value-graph for the output N that is presented in Figure 3. Notice that the compiler
prefers to write C_CLK_36 = (C_FB2?(FB2 >= 3) : FALSE) instead of C_CLK_36 =
C_FB2&&(FB2 >= 3), which can be represented by the following gated φ-function:
C_CLK_36 = φ(C_FB2, FB2 >= 3, false)
The dashed arrows are not parts of the graph, they only mean that for each node, there is a set
of labels that indicates which nodes of the graph correspond to which signals, clocks or variables
in the programs. The Signal program and its generated C program have been represented in the
same graph, in which the nodes are labelled by the same structures (clocks, signals, variables
and function symbols) have been reused. And the unique occurrence of a reused node is said to
be shared. For example, the nodes labelled >= and # are shared in the graph.
Here, the values of input signals and their corresponding variables in the generated C code
are represented by the same nodes in the shared graph. In general, it is safe to assume that the
values of input signals and the corresponding variables in the generated C code are equal. Thus,
in the shared graph, the input signal values FB1, FB2 and the variables FB1, FB2 in the C
code are represented by the same nodes.
Suppose that we want to verify that the signal N in the WHENOP and WHENOP_step (denoted by
N c) will have the same computation. This can be done by showing that they are represented by
the subgraphs which are rooted at the same node. In Figure 3, we cannot conclude that they are
equivalent, however we can transform the value-graph by applying normalization rules. First, by
exploiting the generated program, C_FB1, C_FB2 are clocks of FB1 and FB2, respectively.
Because the values of inputs FB1, FB2 are updated only when C_FB1, C_FB2 are valid. The
first rule, we will apply is that:
“If x is an input and the clock of x is read as input parameter (it is not defined in the program)
then its clocks in Signal program and C code are represented by the same node”.
Thus, they are represented by the same nodes C_FB1 and C_FB2 in Figure 4. Until now,
the subgraphs represent the variable N in the two programs which are not rooted at the same
node. We will apply the following second rewrite rule to the resulting graph, we will replace
φ(C_FB2, FB2 >= 3, false) with C_FB2 ∧ FB2
φ(c, x, false) is replaced by (c ∧ x) for any boolean expression x.
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{N} {Nc}
FB2 3
C_FB2 >=
false
C_FB1 φ 4 FB1
∧ ∗ #
φφ
∧
∧F̂B1
F̂B2
Figure 3: The shared value-graph of WHENOP and its generated C code
We will go into details about the rules in the next section. After this replacement, and maximizing
the variable sharing, the variable N in two programs points to the same node in the resulting
graph in Figure 5. Therefore, we can conclude that the outputs are equivalent.
N Nc
FB2 3
C_FB2 >=
false
C_FB1 φ 4 FB1
∧ ∗ #
φφ
∧
∧
Figure 4: The resulting transformed value-graph
5 Synchronous data-flow value-graph
In this section, we describe the computation of signal in a Signal program and the corresponding
variable in the generated C code in terms of SDVGs. Let us recall the computation of the output
signal y in the equation y := x when b in the previous section. At any instant, the signal y holds
the value of x if the following conditions are satisfied:
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N Nc
FB2 3
C_FB2 >=
C_FB1 ∧ 4 FB1
∧ ∗ #
φφ
Figure 5: The resulting transformed value-graph
• x and b are defined.
• b holds the value true.
Otherwise, it holds no value. Thus, at a given instant, to represent the underlying control
conditions and the computation of this equation, we can use the following gated φ-function:
y = φ(xˆ ∧ bˆ ∧ b¯, x¯,#)
The condition (xˆ ∧ bˆ ∧ b¯) represents the state in which x holds a value (xˆ = true), and b holds
the value true (bˆ = true ∧ b¯ = true). This section explores a method to construct that shared
value-graph for both Signal and generated C code programs, which is the computational model
of our translation validation approach.
5.1 Definition of SDVG
Graphs can be used to describe many structures in computer science: program control flows,
communication processes, computer networks, pointer structure on the heap and many others.
In fact, for most activities in the software development, many types of visual notations have
been introduced, including UML, state diagrams, control flows graphs, block diagrams. These
notations construct a models that can be seen as graphs. This section intends to focus on graphs
which represent expressions for computing the variable values in programs. We presents basic
definitions, including the notion of gated φ-function, and introduces a linear syntax presentation
for terms represented as graphs. Finally, we provide the definition of our considered type of
graph, synchronous data-flow value-graph. The interested readers can refer to [8] for more
detailed discussion on term graphs and linear syntax presentation for graphs.
5.1.1 Gated φ-function
In Static Single Assignment (SSA), a φ-node is placed at the confluence of a program control
flow to represent the different choices of a variable. However, it does not contain the condition
to determine which a incoming branch reaches a confluence node is chosen. By contrast, gating
functions are defined with some extra parameters to represent the conditions for choosing. To
construct a SDVG, we will employ the notation of gating function to capture the branching
Inria
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statements in computation of signals in synchronous data-flow programs and variables in the
generated C code.
Gating functions were first introduced by Ballance et al. in [9] to represent the conditions
that guard the paths to a φ-node. There are several types of gating functions as follows:
• The gated φ-function, which is an if - then - else representation. It captures the condition
for choosing which branch of the confluence node. For instance, x3 = φ(c, x1, x2) returns
the value x1 or x2 depending on the value of c. If c is true, x3 = x1 and x3 = x2 if c is
false.
• The µ function is used to capture the initial and loop-carried values at the header of a
loop. For instance, x2 = µ(i = 1, n, x0, x1) represent that x2’s initial value is x0 when i is
the first iteration and its subsequent value is x2 from the previous iteration.
• The η function is placed at the loop exit. It selects the last value at the end of the loop.
For instance, x2 = η(i > n, x1) means that x2 takes the last value of x computed by the
loop.
5.1.2 Terms as trees and graphs
Let X and F be an infinite set of variables and a (finite or infinite) set of function symbols such
that X ∩F = ∅. Each f ∈ F has a number of arguments (or arity) greater or equal to 0, denoted
by f(x1, x2, ..., xn), where n is the arity of f . Function symbols of arity 0 are called constants.
Then the set of terms T is inductively defined by the following rules:
• Any variable is a term.
• Any expression f(t1, t2, ..., tn), where f ∈ F and t1, ..., tn ∈ T , is a term.
Given a term t, the substerms of t is t and, if t = f(t1, ..., tn), all subterms of t1, ..., tn. For
example, let X = {x, y} and F = {f, g}, then T = {x, y, f(x), g(y), f(x, y)...}. Note that we do
not assume that function symbols have fixed arities.
Definition A directed graph over X and F is a tuple 〈N, succ〉 involving a (finite or infinite)
set N of nodes which can be labelled by an element in X ∪ F and a function succ : N −→ N∗.
In which the set of nodes n1, ..., nk = succ(n) is the successors of n.
We write succ(n)i to denote the ith element of succ(n). The pair of nodes e = (n, succ(n)i) is
called an edge, the set of all edges is denoted by E. When we draw the visual representation of
graphs, a directed edge e will go from n to succ(n)i, the ordering of the edges from n to succ(n)
is left-to-right corresponding to the ordering of the elements of succ(n).
For example, let X = {a, b, c}, F = {+, ∗} be the set of variables and the set of function
symbols, respectively. The set of nodes and the function succ is defined as follows:
N = {+, ∗, a, b, c}
succ(+) = (a, ∗), succ(∗) = (b, c), succ(a) = (), succ(b) = (), succ(c) = ()
This defines a directed graph which is depicted on the left of Figure 6. Other directed graphs
over F and X are depicted on the right side of the figure. Note that the in the third graph, the
nodes with repeated label b are represented by a same node, and the label is shared in the graph.
Given a directed graph G = 〈N, succ〉, a path in G is a list of nodes (n0, n1, ..., nk) where
k ≥ 0 and ni+1 is a successor of ni. This path is said to be from n0 to nk and k is the length of
the path. A path of length greater than 0 from a node to itself is called a cycle, and the repeated
node is called cyclic node. A graph which contains a cycle is cyclic graph, otherwise it is acyclic.
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a
b c
∗
+
a b c
+ ∗
a b b c
+ ∗
Figure 6: The directed graphs of a+ b ∗ c and a+ b, b ∗ c
Definition A tuple 〈N, succ, r〉 is a term graph at the node r ∈ N where 〈N, succ〉 is a directed
graph, if every nodes of the term graph is reachable by a path from r. The node r is called the
root of the graph.
In a term graph, a path from the root is said to be rooted. The term graph is root-cyclic if
there is a cycle containing the root. Given a directed graph G = 〈N, succ〉, let n is a node
in G. The subgraph of G rooted at n is the term graph 〈N ′, succ′, n〉 where N ′ = {n′ ∈
N | there is a path from n to n′} and succ′ is the restriction of succ to N ′. We write G \ n to
denote the fact that G \ n is the subgraph rooted at n of G.
Consider, for example, the following directed graph which is depicted on the left of Figure 7.
The subgraph rooted at the node labelled + is depicted as the seconde graphs in the figure. The
third graph is a root-cyclic graph.
a b
∗ c
+ d
−
a b
∗ c
+
p
q
∧
∨
Figure 7: The subgraph rooted at node labelled + and a root-cyclic graph
We will use the similar notations as in the definition of term to introduce a linear notation
for graphs. The notation is defined by the following context-free grammar:
graph := node | node + graph
node := x | f(node, ..., node) | nid | nid : x | nid : f(node, ..., node)
f and x are a symbol function in F and a variable in X. nid ranges over a set, disjoint from
X and F , of node identifiers. Any node identifier nid in a graph which identifies a node must
occur exactly once in the context nid : x or nid : f(node, ..., node. The constants are simply
represented by symbol functions with arities equal 0. This syntax is similar to the syntax for
graphs in [10]. For instance, the three graphs of the examples in Figure 6 can be expressed in
this syntax as follows:
+(a, ∗(b, c)),+(a, b) + ∗(b, c) and + (a, nid1 : b) + ∗(nid1, c)
Note that multiple uses of the same node identifier mean that the multiple references to the same
node.
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Definition A tree is a term graph at the node r such that there is exactly one path from r to
each node in the graph.
Based on the above definition, in Figure 7 the first and second graphs are trees and the third
one is not. Thus it is obvious that a tree is always acyclic.
5.1.3 Homomorphisms of graphs and trees
Let G1 = 〈N1, succ1, r1〉 and G2 = 〈N2, succ2, r2〉 be two graphs, the definition of homomorphism
is given as follows:
Definition A homomorphism from G1 to G2 is a map f : N1 −→ N2 such that for all n ∈ N1,
• f(n) and n have the same label
• succ2(f(n)) = f(succ1(n))
where f(n1, ..., nk) = (f(n1), ..., f(nk)). This definition states that homomorphisms preserve
node labels, successors and their order. We write G1 −→ G2 to denote the fact that there is a
homomorphism from G1 to G2. Figure 8 shows an example of a homomorphism.
x
x
+
∗
y
−→
x
∗
+
y
Figure 8: An example of homomorphism
Definition Let G1 = 〈N1, succ1, r1〉 and G2 = 〈N2, succ2, r2〉 be two graphs.
• A homomorphism f from G1 to G2 is rooted if f(r1) and r2 have same label.
• An isomorphism is a homomorphism which is inverse. We denote an isomorphism from G1
to G2 by G1 ∼ G2.
• When there is a rooted isomorphism from G1 to G2, we say that they are equivalent,
denoted by G1 ≈ G2.
Proposition 5.1 For any graphs G1 and G2, we have G1 ≈ G2 implies G1 ∼ G2. Every rooted
homomorphism from one tree to another is an isomorphism.
5.1.4 Synchronous data-flow value-graph
Let X be the set of all variables which are used to denote the signals, clocks and variables in a
Signal program and its generated C program. In our consideration, the functions which apply
on signal values in the primitive stepwise functions are usual logic operators (not, and, or),
numerical comparison functions (<, >, =, <=, >=, /=) and numerical operators (+, -, *, /). A
constant is defined as a function symbol of arity 0. Thus in this chapter, we consider the set of
function symbols which consists of the above functions and the gated φ-function, denoted by F .
As it is illustrated in Section 4, the computation of signals in a Signal program and variables
in the corresponding generated C code can be represented as a directed graph, in which a node
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can have multiple parents, and identical subgraphs are reused. That makes the maximal sharing
among graph nodes. We will consider the definition and examine some basic properties of SDVG.
Formally, a SDVG is defined as follows:
Definition A SDVG associated with a Signal program and its generated C code is a directed
graph G = 〈N,E, I,O,mN 〉, where:
• N is a finite set of nodes. Each node is labelled by an element in X ∪F . A node represents
a clock, a signal, a variable, an operator or a gated φ-node function. And the subgraph
rooted at a node is used to describe the computation of a value of the corresponding element
labelled at the node.
• E ⊆ N ×N is the set of edges. It describes the computation relation such that a operand
and operator relation between the nodes.
• I ⊆ N is the set of input nodes. They are the input signals and their corresponding
variables in the generated C code.
• O ⊆ N is the set of output nodes. They are the output signals and their corresponding
variables in the generated C code.
• mN : N −→ P(V ) is a mapping labeling each node with a finite set of clocks, signals, and
variables. It defines the set of clocks, signals or variables in the Signal program and the
generated C code such that they are equivalent to the computation value which is pointed
by the node.
In the rest of this chapter, we denote the fact that there exists edge between two nodes x
and y by x −→ y. A path from x to y is any set of nodes s = {x0, x1, ..., xk} such that
∀i = 0, .., k − 1, xi −→ xi+1. An edge is a special case when k = 1.
5.2 SDVG of Signal programs
Let P be a Signal program, we write X = {x1, ..., xn} to denote the set of all signals in program
P which consists of input, output, state (corresponding to delay operator) and local signals,
denoted by I,O, S and L, respectively. For each xi ∈ X, we use Dxi to denote its domain of
values, and D#xi = Dxi∪{#} to denote its domain of values with the absent value, where # 6∈ Dxi .
Then, the domain of values of X with absent value is defined as follows:
D
#
X =
n⋃
i=1
Dxi ∪ {#}
With each signal xi (boolean or non-boolean type), we attach a boolean variable x̂i to encode
its clock at a given instant (true: xi is present, false: xi is absent), and xi with the same
type as xi to encode its value. Formally, the abstract values to represent the abstract clock and
value of a signal can be represented by a gated φ-function, xi = φ(x̂i, xi,#), where x̂i and xi are
computed using the following functions:
ˆ: X −→ B associates a signal with a boolean value,
¯: X −→ DX associates a signal with a value of same type as the signal.
Assume that we have the computation of signals in processes P1, P2 is represented as shared
value-graphs G1 and G2, respectively. Then the value-graph G of the synchronous combination
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P1|P2 can be defined as G = 〈V,E, I, O,mN 〉 in which for any node x, we replace it by the
subgraph that represents the definition of x, in G1, G2. And in G1 and G2, every identical
subgraph is reused, in other word, we maximize sharing among graph nodes in G1 and G2.
Thus, the shared value-graph of a Signal program P can be constructed as a combination of the
sub-value-graphs of its equations as above.
To demonstrate the above combination rule, we consider a simple Signal program P as follows:
Listing 5 : Simple Program in Signal
1 process P=
2 (? integer x;
3 ! integer y)
4 (| y := x * x1
5 | x1 := x + 1
6 |)
7 where integer x1
8 end;
Suppose that we have the subgraphs that represent the equations y := x ∗ x1 and x1 := x+1 as
depicted in Figure 9 (here, we omit to represent the abstract clocks of x and x1 at the node yˆ,
x1 at the node +). We replace the node x1 by the subgraph which defines it while reusing the
identical node x. As a result, the shared synchronous data-flow value-graph of P is depicted in
Figure 10.
yˆ
φ
x
∗
φ
x1
φ
#
y
x̂1
φ
x
+
φ
1
#
x1
Figure 9: The subgraphs of y := x ∗ x1 and x1 := x+ 1
yˆ
φ
x
∗
φ
+
1
φ
#
y
Figure 10: The SDVG Graph of P
The Signal program is built through the set of primitive operators. Therefore, it is obvious
that to construct SDVGs of Signal programs, we will construct a subgraph for each primitive
RR n° 8508
18 Ngo & Talpin & others
operator. In the following, we present the value-graph corresponding to each Signal primitive
operator.
5.2.1 Stepwise functions
In our consideration, the functions which apply on signal values in the primitive stepwise functions
are usual logic operators (not, and, or), numerical comparison functions (<, >, =, <=, >=, /=)
and numerical operators (+, -, *, /).
Consider the operator y := f(x1, ..., xn), it indicates that if all signal from x1 to xn are
defined, then the output signal y is defined by the result of the function f on the values of
x1, ..., xn. Otherwise, it is assigned no value. Thus, the computation of y can be represented by
the following gated φ-function:
y = φ(yˆ, f(x1, x2, ..., xn),#)
where
yˆ ⇔ x̂1 ⇔ x̂2 ⇔ ...⇔ x̂n
The synchronous data-flow value-graph of the stepwise functions is depicted in Figure 11. Note
that in the graph, {x̂1, ..., x̂n} yˆ means that the clocks x̂1, ..., x̂n and yˆ are equivalent meaning
that they point to the same node in the graph.
{x̂1, ..., x̂n} yˆ
φ
#
{y} f
x1
φ
x2
φ
... xn
φ
Figure 11: The graph of y := f(x1, ..., xn)
For instance, consider the following Signal equation:
y := (x >= 1) and c
It can be represented by the gated φ-function, y = φ(yˆ, x1 ∧ c,#), where we replace (x >= 1) by
the fresh signal x1. Thus the graphic representation is depicted in Figure 12.
5.2.2 Delay
Consider the basic process which corresponds to the delay operator y := x$1 init a. The output
signal y is defined by the last value of the signal x when the signal x is present. Otherwise, it is
assigned no value. Thus, the computation of y can be represented by the following nodes:
y = φ(yˆ,m.x,#) and m.x0 = a
where
yˆ ⇔ xˆ
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{x̂, x̂1, ĉ} yˆ
φ
#
{y} ∧
{x1} >=
φ
x 1
φ c
φ
Figure 12: The graph of y := (x >= 1) and c
m.x and m.x0 are the last value of x and the initialized value of y. The synchronous data-flow
value-graph of the delay operator is depicted in Figure 13. Note that in the graph, {xˆ} yˆ means
that the clocks xˆ and yˆ are equivalent meaning that they point to the same node in the graph.
{xˆ} yˆ
φ
#
{y} m.x
{m.x0} a
Figure 13: The graph of y := x$1 init a
For instance, consider the following Signal equation:
y := (x$1 init 1) + z
It can be represented by the gated φ-function, y = φ(yˆ,m.x + z,#) and the node m.x0 = 1.
Thus the graphic representation is depicted in Figure 14.
5.2.3 Merge
Consider the basic process which corresponds to the merge operator y := x default z. If the
signal x is defined then the signal y is defined and holds the value of x. The signal y is assigned
the value of z when the signal x is not defined and the signal z is defined. When both x and
z are not defined, y holds no value. The computation of y can be represented by the following
node:
y = φ(yˆ, φ(xˆ, x, z),#)
where
yˆ ⇔ (xˆ ∨ zˆ)
The representation uses a nested φ-function which indicates that when yˆ is true, y is defined
by the gated φ-function φ(xˆ, x, z). Otherwise, it holds no value. The synchronous data-flow
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{xˆ, zˆ} yˆ
φ
#
{y} +
m.x z
φ
{m.x0} 1
Figure 14: The graph of y := (x$1 init 1) + z
{yˆ} ∨
φ
#
{y} φxˆ zˆ
x
φ
z
φ
Figure 15: The graph of y := x default z
value-graph of the sampling operator is depicted in Figure 15. Note that in the graph, the clock
yˆ is represented by the subgraph of xˆ ∨ zˆ.
For instance, consider the following Signal equation:
y := x default (z + 1)
It can be represented by the nested φ-function, y = φ(yˆ, φ(xˆ, x, z1),#), where we replace (z+1)
by the fresh signal z1. Thus the graphic representation is depicted in Figure 16.
5.2.4 Sampling
Consider the basic process which corresponds to the sampling operator y := x when b. If the
signal x, b are defined and b holds the value true, then the signal y is defined and holds the value
of x. Otherwise, y holds no value. The computation of y can be represented by the following
node:
y = φ(yˆ, x,#)
where
yˆ ⇔ (xˆ ∧ bˆ ∧ b)
The synchronous data-flow value-graph of the sampling operator is depicted in Figure 17. Note
that in the graph, the clock yˆ points to the root of the subgraph of (xˆ ∧ bˆ ∧ b).
For instance, consider the following Signal equation:
y := x when (z >= 1)
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{yˆ} ∨
φ
#
{y} φxˆ {zˆ} ẑ1
x
φ
{z1} +
φ
z
φ
1
Figure 16: The graph of y := x default (z + 1)
{yˆ} ∧
φ
#
{y} xφxˆ ∧
bˆ b
φ
Figure 17: The graph of y := x when b
It can be represented by the gated φ-function, y = φ(yˆ, x,#), where yˆ ⇔ (xˆ ∧ ẑ1 ∧ z1) and we
replace (z >= 1) by the fresh signal z1. Thus the graphic representation is depicted in Figure
18.
5.2.5 Restriction
The shared synchronous data-flow value-graph of restriction process P1 where x is the same as
the graph of P1.
5.2.6 Clock relations
Given the above graph representations of the primitive operators, we can obtain the shared
value-graphs for derived operators on clocks as depicted in Figure 19 and Figure 20. Here, z is
a signal of type event. Its computation can be represented by the following gated φ-function:
z = φ(zˆ, true,#)
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{yˆ} ∧
φ
#
{y} xφxˆ ∧
{zˆ} ẑ1 {z1} >=
z 1
φ
φ
Figure 18: The graph of y := x when (z >= 1)
The clock relations between signals are given as follows:
z := xˆ : zˆ ⇔ xˆ
xˆ= y : xˆ⇔ yˆ
z := xˆ+ y : zˆ ⇔ (xˆ ∨ yˆ)
z := xˆ∗ y : zˆ ⇔ (xˆ ∧ yˆ)
z := xˆ− y : zˆ ⇔ (xˆ ∧ ¬yˆ)
z := when b : zˆ ⇔ (bˆ ∧ b¯)
{zˆ} xˆ {z} true #
φ {xˆ} yˆ
{zˆ} ∨ {z} true #
φ
xˆ yˆ
(1)
(2)
(3)
Figure 19: The graphs of (1) z := xˆ, (2) xˆ= y and (3) z := xˆ+ y
5.3 SDVG of generated C code
For constructing the shared value-graph, the generated C program is also translated into the sub
value-graph along with the sub value-graph of the Signal program. Let A be a Signal program
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{zˆ} ∧ {z} true #
φ
xˆ yˆ
{zˆ} ∧ {z} true #
φ
xˆ ¬
yˆ
{zˆ} ∧ {z} true #
φ
bˆ b
φ
(4) (5)
(6)
Figure 20: The graphs of (4) z := xˆ∗ y, (5) z := xˆ− y and (6) z := when b
and C be its generated C code, we write XA = {x1, ..., xn} to denote the set of all signals in
program A, and XC = {xc1, ..., x
c
m} to denote the set of all variables in program C. We added
“c” as superscript for the program variables, to distinguish them from the signals in the Signal
program.
As description in the principle of code generation in Signal compiler , the generated C program
of the Signal program A consists the following files:
• A_main.c consists of the implementation of the main function. This function opens the
IO communication channels, and calls the initialization function. Then it calls the step
function repeatedly in an infinite loop to interact with the environment.
• A_body.c consists of the implementation of the initialization function and the step function.
The initialization function, which is called once to provide initial values to the program
variables. The step function containing step initialization and finalization functions, is
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responsible for the calculation the outputs to interact with the environment. This function
is called repeatedly in an infinite loop, is the essential part of the concrete code.
• A_io.c consists of the implementation of the IO communication functions. The IO func-
tions, which are called to setup communication channels with the environment.
The scheduling and the computations is done inside the step function of the generated C program.
Therefore, it is natural to construct the sub value-graph of this function in order to prove that the
values of its variables and their corresponding signals are the same. To construct the value-graph
of the step function, we need to consider the following considerations.
An original signal named x has a boolean variable named C_x in the step function. Then
the computation of x is implemented by conditional if - then -else statements as follows:
1 if (C_x)
2 {
3 computation(x);
4 }
If x is an input signal then its computation is the reading operation which gets the value of
x from the environment. In case x is a output signal, after computing its value, it will be
written to the IO communication channel with the environment. Note that the C programs use
persistent variables (e.g. variables which are always have some values) to implement the input
Signal programs which use volatile variables. As a result, there is a difference in the types of a
signal in Signal program and the corresponding variable in C program. When a signal has absent
value, #, at a given instant, the corresponding C variable is remained and can never have absent
value. For instance, in the step function WHENOP_step(), we have an observation that the value
of variable N is remained when the boolean variable C_N has the value false as the following
code segment:
1 if (C_N)
2 {
3 N = 4 * FB1;
4 w_WHENOP_N(N);
5 }
This consideration implies that we have to detect whenever a variable in the C program whose
value is never updated. It will be assigned the absent value, #. Thus, the computation of such
variables xc, recall that we use the superscript for the C program variables, to distinguish them
from the signals in the Signal program, in the step function can fully be represented by a gated
φ-function as follows:
xc = φ(C_xc, xc,#)
where xc denotes the newly updated value of the variable. For example, we consider the generated
code of basic process corresponding to the primitive operator merge in the following listing.
Listing 6 : SDVGMerge in Signal
1 process SDVGMerge=
2 (? integer x, y; boolean cx, cy;
3 ! integer z;
4 )
5 (| z := x default y
6 | x ^= when cx
7 | y ^= when cy
8 |)
9 ;
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The generated C code of the step function are given in Listing 7. The computations of variable
z in this function can be represented by the following gated φ-function:
zc = φ(C_zc, φ(cx_50c, xc, yc),#)
The shared value-graph of SDVGMerge_step() is depicted in Figure 21. In this graph, we replace
the node φ(C_cxc, φ(cxc, xc,#),#) by φ(C_cxc ∧ cxc, xc,#). We do the same for the node
φ(C_cyc, φ(cyc, yc,#),#).
Listing 7 : Generated C code of SDVGMerge
1 EXTERN logical SDVGMerge_step ()
2 {
3 if (! r_SDVGMerge_C_cx (&C_cx)) return FALSE;
4 if (! r_SDVGMerge_C_cy (&C_cy)) return FALSE;
5 if (C_cx)
6 {
7 if (! r_SDVGMerge_cx (&cx)) return FALSE;
8 if (cx)
9 {
10 if (! r_SDVGMerge_x (&x)) return FALSE;
11 }
12 }
13 cx_50 = (C_cx ? cx : FALSE);
14 if (C_cy)
15 {
16 if (! r_SDVGMerge_cy (&cy)) return FALSE;
17 if (cy)
18 {
19 if (! r_SDVGMerge_y (&y)) return FALSE;
20 }
21 }
22 cy_56 = (C_cy ? cy : FALSE);
23 C_z = cx_50 || cy_56;
24 if (C_z)
25 {
26 if (cx_50) z = x; else z = y;
27 w_SDVGMerge_z(z);
28 }
29 SDVGMerge_step_finalize ();
30 return TRUE;
31 }
In the generated C program, the computation of the variable whose clock is the master clock,
which ticks every time the step function is called, is implemented without the conditional if - then
-else statement and it is always updated when the step function is invoked. The computation of
such variables can be represented by a node in the shared value-graph as follows:
{xc} xc
This representation is used for any variable in the generated C code such that this variable
is always updated when the step function is called. For instance, consider the following code
segment which computes the values of the output signal N in program DEC and the variable C_z
in the SDVGMerge_step() function in the following listing:
1 if (C_FB) N = FB;
2 else N = N - 1;
3 w_DEC_N(N);
4
5 C_z = cx_50 || cy_56;
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C_cxc cxc C_cy
c
cyc
φ φ
{cx_50c} ∧ {cy_56c} ∧ xc yc
{C_zc} ∨ {xc} φ {zc} φ {yc} φ #
{zc} φ
Figure 21: The graph of SDVGMerge step function
The computation of N and C_z can be represented by the sub value-graphs in Figure 22, where
m.N c denotes the previous value of the variable N .
C_FBc FBc −
m.Nc 1
{Nc, Nc} φ
cx_50c cy_56c
{C_zc, C_zc} ∨
Figure 22: The graphs of N and C_z’s computations
Consider the following code segment. The observation is that the variable x is involved in
the computation of the variable y before the updating of x.
1 if (C_y)
2 {
3 y = x + 1;
4 }
5 ...
6 if (C_x)
7 {
8 x = ...
9 }
10 ...
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In this situation, we refer to the value of x as the previous value, denoted by m.xc. It can
be happened when the delay operator is applied on the signal x in the Signal program. The
computation of y is represented by the following gated φ-function:
yc = φ(C_yc,m.xc + 1,#)
6 SDVG translation validation
In order to apply the translation validation to the code generation phase of the Signal compiler,
we represent the computations of signals in the intermediate representation form written in
Signal language and the computations of corresponding variables in the sequential generated
code, written in C language by means of synchronous data-flow value-graphs.
Then we introduce the set of rewrite rules to transform the shared value-graph resulted in the
previous step. This procedure is called normalizing. At the end of the normalizing procedure,
we check that for any signal x and its corresponding variable xc in the generated C code, if it is
an output signal then x and xc point to the same node in the shared value-graph. That means
they are represented by the same subgraph. In other words, they have the same value. We also
provide a method to implement the representation of synchronous data-flow value-graph and
adapt the normalizing procedure with any feature optimization of the compiler.
We introduce the graph rewriting techniques in Section 6.1. Section 6.2 provides the set of
rewrite rules which is used to perform the normalizing procedure on the shared value-graph. In
Section 6.3, we consider a method to implement the data structure of synchronous data-flow
value-graph and the normalizing procedure.
6.1 An introduction to graph rewriting
Graphs provide a simple and powerful approach to a variety of problems of software engineering,
and system modeling in particular. These graphs are mostly static descriptions of system states.
Adding dynamics requires some ways to express state changes and thus graph transformations
are involved, either explicitly or behind the scenes. In fact, the theory of graph transformation
has found many applications in the implementing functional languages based on term rewriting
[11], in modeling of concurrent systems [12] and in other areas such as software engineering,
hardware designs and visual languages.
First we recall the basic concepts of term rewriting, and we explain informally how the
term rewriting work in a simple example. We then define our notion of graph rewriting. For
a comprehensive introduction of term rewriting and graph rewriting, the interested reader may
consult the textbook [8]. Consider, for example, the following rewrite rules for defining for
natural number multiplication:
x ∗ 0 −→ 0
x ∗ (y + 1) −→ (x ∗ y) + x
We will apply the second rewrite rule to the expression t∗(u+1), where t and u are subexpressions,
which is represented by the graph on the left of Figure 23. When applying the above rewrite rule,
the subexpression t is evaluated two times if it has not been yet evaluated as depicted on the right
of the figure. To solve this problem, an easy solution is, instead of copying the subexpression t,
to create two references to the existing subexpression t, meaning that the repeated subterms are
shared. Then the result of applying the above rewrite rule looks as the graphs in Figure 24.
RR n° 8508
28 Ngo & Talpin & others
t
u
∗
+
1 t
∗
u
+
t
Figure 23: The transformation of the graph of t ∗ (u+ 1)
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Figure 24: The transformation of graph of t ∗ (u+ 1) with sharing of repeated subterms
Let X and F be the set of variables and function symbols such that X ∩ F = ∅. We denote
the set of all terms over X and F by TX,F . A mapping σ : TX,F −→ TX,F is called a substitution
if σ(c) = c and σ(f(t1, ..., tn) = t(σ(t1), ..., σ(tn)) for every constant c and term f(t1, ..., tn).
Definition A term rewrite rule over TX,F is a pair of terms (tl, tr), written as tl → tr, such
that:
• tl is not a variable, and
• ∀x ∈ X.(x ∈ tr ⇒ x ∈ tl).
We call tl and tr are, respectively, the left and right-hand sides of the rewrite rule. A rewrite
rule is left-linear (resp. right-linear) if no variable occurs more than once in its left-hand side
(resp. right-hand side).
A term rewriting system is a tuple 〈F,R〉, in which F is a set of function symbols and R is
the set of term rewrite rules over TX,F . A term rewriting system is said to be left-linear (resp.
right-linear) if all its rules are.
Given two term t1 and t2, we say that there exists a rewrite relation on TX,F for (t1, t2)
induced by 〈F,R〉, denoted by t1  t2, if it satisfies:
• There exists a rule (l, r) ∈ R and a substitution σ such that σ(l) is a subterm of t1.
• The term t2 is obtained from t1 by replacing the occurrence of σ(l) by σ(r).
We now define the application of term rewriting rules to graph, in other words, we make the
graph representation of term rewriting rules. Let G be a graph and n and n′ be nodes of G, the
triple (G,n, n′) is called a graph rewrite rule and n, n′ are the left root and the right root of the
rule.
A pair ∆ = (r, f) is a redex in a graph G0 if r is a graph rewrite rule (G,n, n′) and f is a
homonorphism from G|n to G0. The homonorphism is called an occurrence of the rule r. We
first begin with some example to illustrate the definition of graph rewriting technique by showing
how the translation of term rewrite rules to graph rewrite rule work.
Let tl → tr be a term rewrite rule, we will construct the corresponding graph rewrite rule
(G,n, n′). The construction works as follows. First we take the graph representing of both
Inria
Evaluating SDVG translation validation: from Signal to C 29
left and right hand sides of the term rewrite rule to form the union of these graphs, sharing
those nodes which represent the same structures in tl and tr. This resulting shared graph is G.
Then we take the roots of tl and tr to be n and n′, respectively. For example, we illustrate the
construction of the graph rewrite rule for the following term rewrite rule:
φ(c, x, false)→ c ∧ x
We first make the graph representing of φ(c, x, false) and c∧x on the left of the Figure 25. Then
the union graph sharing the same nodes (c and x) is depicted on the right. Finally, the left root
n and right root n′ are the nodes labelled φ and ∧. Thus the graph rule is represented as follows:
(n : φ(nc : c, nx : x, false) + n
′ : ∧(nc, nx), n, n
′)
Let ((G,n, n′), f : G|n → G0) be a redex in the graph G0. We now present a formal definition
c x
φ
false c
∧
x c
n : φ
x false
n′ : ∧
Figure 25: The graph rule of the term rule φ(c, x, false)→ c ∧ x
of the general construction of the graph rewriting from a graph rewrite rule (G,n, n′). The
construction consists of three phases: build, redirection and garbage collection, which are defined
as follows.
The build phase The resulting graph G1 = 〈N1, succ1, r1〉 in this phase, denoted by G1 =
G0 +f (G,n, n
′), is constructed as follows.
• N1 = NG0 ⊎ (NG|n′ \NG|n), where ⊎ denotes the disjoint union of two sets. For any node
m ∈ NG1 , it has the same label as in G0 if m ∈ NG0 . Otherwise, it has the same label as
in G.
• r1 = rG0 .
• for every node mi = succG1(m)i,
mi =


succG0(m)i, if m ∈ NG0
succG(m)i, if m, succG(m)i ∈ NG|
n′
\NG|n
f(succG(m)i), if m ∈ NG|
n′
\NG|n , succG(m)i ∈ NG|n
The redirection phase In this step all references to the node f(n) are replaced by the refer-
ences to the node n′, the resulting graph is denoted by G2 = 〈N2, succ2, r2〉 = G1[f(n) := n′].
This replacement is defined by a substitution operation in the term graph G1 with two nodes
f(n) and n′ as follows.
• for every node c ∈ N1 and c ∈ N2, they have the same label.
• for every node c ∈ N1, succ2(c)i = n′ if succ1(c)i = f(n), otherwise succ2(c)i = succ1(c)i.
• r2 = n′ if r1 = f(n), otherwise r2 = r1.
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The garbage collection phase In this last step, we define G3 = G2|r2 which is a part of the
graph G2 accessible from its root. We denote the graph G3 by GC(G2).
Given a redex ∆ = (r, f) and a graph G0, the construction of the graph resulting from the
reducing the redex ∆ in the graph G0, denoted by RED(∆, G0), is defined as:
RED(((G,n, n′)f), G0) = GC((G0 +f (G,n, n
′))[f(n) := n′])
To illustrate the above construction of graph rewriting, we consider the following example:
(G,n, n′) = (n : φ(nc : c, nx : x, false) + n
′ : ∧(nc, nx), n, n
′) is the graph rule above, G0 =
∨(φ(c, x, false), y) and a homomorphism f from G|n to G0 as depicted in Figure 26.
c
n : φ
x false
n′ : ∧
c
φ
x false
∨
y
Figure 26: An example of graph rewriting
We first copy the part of G|′n which is not contained in G|n to G0, with node labels, successors,
and root defined in the build phase. We obtain the resulting graph G1. Then all edges of G1
pointing to f(n) are replaced by edges pointing to the copy of n′, giving the graph G2 as depicted
in Figure 27. The root of G2 is the root of G1 if that node not equal to f(n). Otherwise, the
root of G2 is the copy of n′ as described in the redirection phase. From the graph G2, we remove
c
copy of n’:∧
x
f(n) : φ
false
∨
y
c
∧
x
φ
false
∨
y
(G1) (G2)
Figure 27: Graph rewriting: Build and redirection phases
all nodes which are not accessible from the the root, giving the result of the rewrite, the graph
G3 as depicted in Figure 28.
6.2 Normalizing
Once a shared value-graph is constructed for the Signal program and its generated C program,
if the values of an output signal and its corresponding variable in the C program are not already
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c
∧
x
φ
false
∨
y
c
∧
x
∨
y
(G2) (G3)
Figure 28: Graph rewriting: Garbage collection phases
equivalent (they do not point the same node in the shared value-graph), we start to normalize the
graph. Given a set of term rewrite rules, the normalizing process works as described in Listing
8.
Listing 8 : Normalizing value-graph
1 Input: G: A shared value -graph.
2 R: The set of rewrite rules.
3 S: The sharing among graph nodes.
4 Output: The normalized graph
5
6 while (∃s ∈ S or ∃r ∈ R can be applied on G) do
7 {
8 while (∃r ∈ R can be applied on G)
9 {
10 for (n ∈ G)
11 if (r can be applied on n)
12 apply the rewrite rule to n
13 }
14 maximize sharing
15 }
16 return G
The normalizing algorithm indicates that we apply the rewrite rules to each graph node indi-
vidually. When there is no more rules can be applied to the resulting graph, we maximize the
shared nodes. When there exists no more sharing or rules can be applied, the process terminates.
We classify our set of rewrite rules into three basic types: general simplification rules,
optimization-specific rules and synchronous rules. In the following, we will present the rewrite
rules of these types, and we assume that all nodes in our shared value-graph are typed. Note
that we only write the rewrite rules in forms of term rewrite rules, tl → tr.
6.2.1 General simplification rules
The general simplification rules contain the rules which are related to the general rules of infer-
ences of operators, denoted by the corresponding function symbols in F . In our consideration,
the operators used in the primitive stepwise functions and in the generated C code are are usual
logic operators (not, and, or), numerical comparison functions (<, >, =, <=, >=, /=), and numer-
ical operators (+, -, *, /). When applying these rules, we will replace a subgraph rooted at a
node by a smaller subgraph. In consequence of this replacement, they will reduce the number of
RR n° 8508
32 Ngo & Talpin & others
nodes by eliminating some unnecessary structures.
= (t, t)→ true (1)
6= (t, t)→ false (2)
= (t, true)→ t (3)
6= (t, true)→ ¬t (4)
= (t, false)→ ¬t (5)
6= (t, false)→ t (6)
The first set of general simplification rules simplifies applied numerical and boolean comparison
expressions. In these rules, the term t represents a structure of value computing (e.g., the
computation of expression b = x 6= true). The rules 3, 4, 5, and 6 only apply on the boolean
type. These rules are self explanatory, for instance, with any structure represented by a term t,
the expression t = t can always be replaced with the value true.
The second set of general simplification rules eliminates unnecessary nodes in the graph that
represent the φ-functions, where c, c1 and c2 are boolean expressions. For better representation,
we divide this set of rules into several subset as follows.
φ(true, x1, x2)→ x1 (7)
φ(false, x1, x2)→ x2 (8)
The rules in this set replace a φ-function with its left branch if the condition always holds the
value true. Otherwise, if the condition holds the value false, it is replaced with its right branch.
φ(c, false, true)→ ¬c (9)
φ(c, true, false)→ c (10)
The rules operate on boolean expressions represented by the branches. When the branches are
boolean constants and holds different values, the φ-function can be replaced with the value of
the condition c.
φ(c, false, x)→ ¬c ∧ x (11)
φ(c, true, x)→ c ∨ x (12)
φ(c, x, false)→ c ∧ x (13)
φ(c, x, true)→ ¬c ∨ x (14)
The rules operate on boolean expressions represented by the branches. When one of the branches
is boolean constant, the φ-function can be replaced with a boolean expression of the condition
c and the non-constant branch. For instance, when the left branch is a constant and holds the
value true, then the φ-function is replaced with the boolean expression c ∨ x.
φ(c, x, x)→ x (15)
The rule 15 removes the φ-function if all of its branches contain the same value. A φ-function
with only one branch is a special case of this rule. It indicates that there is only one path to the
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φ-function as happens with branch elimination.
φ(c, φ(c, x1, x2), x3)→ φ(c, x1, x3) (16)
φ(c, x1, φ(c, x2, x3))→ φ(c, x1, x3) (17)
φ(c, φ(¬c, x1, x2), x3)→ φ(c, x2, x3) (18)
φ(c, x1, φ(¬c, x2, x3))→ φ(c, x1, x2) (19)
φ(c1, φ(c2, x1, x2), x3)→ φ(c1, x1, x3) if c1 ⇒ c2 (20)
φ(c1, φ(c2, x1, x2), x3)→ φ(c1, x2, x3) if c1 ⇒ ¬c2 (21)
φ(c1 ∧ c2, φ(c1, x1, x2), x3)→ φ(c1 ∧ c2, x1, x3) (22)
φ(c1 ∧ c2, φ(c2, x1, x2), x3)→ φ(c1 ∧ c2, x1, x3) (23)
φ(c1, x1, φ(c2, x2, x3))→ φ(c1, x1, x2) if ¬c1 ⇒ c2 (24)
φ(c1, x1, φ(c2, x2, x3))→ φ(c1, x1, x3) if ¬c1 ⇒ ¬c2 (25)
φ(c1 ∨ c2, x1, φ(c1, x2, x3))→ φ(c1 ∨ c2, x1, x3) (26)
φ(c1 ∨ c2, x1, φ(c2, x2, x3))→ φ(c1 ∨ c2, x1, x3) (27)
Consider a φ-function such that one of its branches is another φ-function. The rules 16 to 27
removes the φ-function in the branch if one of the following conditions are satisfied:
• The conditions of the φ-functions are the same (as in the rules 16 and 17).
• The condition of the first φ-function is equivalent to the negation of the condition of the
second φ-function (as in the rules 18 and 19).
• The condition of the first φ-function either implies the condition of the second φ-function
or the negation (as in the rules 20 to 23).
• The negation of the condition of the first φ-function either implies the condition of the
second φ-function or the negation (as in the rules 24 to 27).
The following code segment in C shows the use of the rewrite rules above:
1 if (c)
2 {
3 a = 0; b = 0; d = a;
4 }
5 else
6 {
7 a = 1; b = 1; d = 0;
8 }
9 if (a == b)
10 x = d;
11 else
12 x = 1;
13 return x;
If we analyze this code segment the return value is 0. In fact, a and b have the same value in both
branches of the first “if” statement. Thus in the second “if” statement the condition is always
true, then x always holds the value of d which is 0. We will apply the general simplification
rules to show that the value-graph of this code segment can be transformed to the value-graph
of the value 0. We represent the value-graph in form of linear notation. The value-graph of the
computation of x is φ(= (a, b), d, 0). Replace the definition of a, b and d, and normalize this
RR n° 8508
34 Ngo & Talpin & others
graph, we get:
x 7→φ(= (φ(c, 0, 1), φ(c, 0, 1)), φ(c, φ(c, 0, 1), 0), 0)
φ(true, φ(c, φ(c, 0, 1), 0), 0) by (1)
φ(c, φ(c, 0, 1), 0) by (7)
φ(c, 0, 0) by (16)
0 by (15)
6.2.2 Optimization-specific rules
Based on the semantics of Signal compiler, we have a number of optimization-specific rules rewrite
graphs in a way that reflexes the effects of specific optimizations of the compiler. The affection
of these rules does not always reduce the graph or make it simpler. One has to know specific
optimizations of the compiler when she want to add them to the set of rewrite rules. In our case,
the set of rules for simplifying constants expressions of the Signal compiler are given as follows.
Specific rules for constant expressions with numerical operators:
+(cst1, cst2)→ cst, where cst = cst1 + cst2 (28)
∗(cst1, cst2)→ cst, where cst = cst1 ∗ cst2 (29)
−(cst1, cst2)→ cst, where cst = cst1 − cst2 (30)
/(cst1, cst2)→ cst, where cst = cst1/cst2 (31)
Specific rules for constant expressions with usual logic operators:
¬false→ true (32)
¬true→ false (33)
∧(cst1, cst2)→ cst, where cst = cst1 ∧ cst2 (34)
∨(cst1, cst2)→ cst, where cst = cst1 ∨ cst2 (35)
Specific rules for constant expressions with numerical comparison functions:
(cst1, cst2)→ cst (36)
where  = <, >, =, <=, >=, /=, and the boolean value cst is the evaluation of the constant
expression (cst1, cst2) which can hold either the value false or true.
We also may add a number of rewrite rules that are derived from the list of rules of inferences
for propositional logic. For example, we have a group of laws for rewriting formulas with and
operator, such as:
∧(x, false)→ false
∧(x, true)→ x
∧(x,⇒ (x, y))→ x ∧ y
Consider the following Signal program and its generated C code, in which the input signal x is
present when the other boolean input signal cx is true.
1 /* Signal equation */
2 | x ^= when cx
3 /* Generated C code */
4 if (C_cx)
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5 {
6 if (cx)
7 {
8 if (!r_P_x (&x)) return FALSE;
9 }
10 }
When we construct the value-graph of the signal x, it is represented by x = φ(xˆ, x,#) where
xˆ⇔ ĉx∧ cx. In the generated C code, the value of x is read only when the condition C_cx∧ cx
is true that is represented by x = φ(C_cx, φ(cx, x,#),#). This observation makes us add the
following rewrite rule into the systems to mirror the above rewriting of the Signal compiler.
φ(c1, φ(c2, x1, x2), x2)→ φ(c1 ∧ c2, x1, x2) (37)
6.2.3 Synchronous rules
In addition to the general and optimization-specific rules, we also have a number of rewrite rules
that are derived from the semantics of the code generation mechanism of the Signal compiler.
To illustrate why the synchronous rules need to be added in our validator, we consider the
Signal program in Listing 9 and the corresponding generated C code in Listing 10. The shared
value-graph of the Signal program and its generated C code is given in Figure 29.
Listing 9 : MasterClk in Signal
1 process MasterClk=
2 (? integer x;
3 ! integer z)
4 (| z := x default 0
5 | pz := z$1 init 0
6 | x ^= when (pz <= 1)
7 |)
8 where integer pz
9 end;
Listing 10 : Generated C code of MasterClk
1 EXTERN logical MasterClk_step ()
2 {
3 C_x = z <= 1;
4 if (C_x)
5 {
6 if (! r_MasterClk_x (&x)) return FALSE;
7 }
8 if (C_x) z = x; else z = 0;
9 w_MasterClk_z(z);
10 MasterClk_step_finalize ();
11 return TRUE;
12 }
In this example, the fastest clock zˆ, called the master clock. All other clocks are expressed as
calculus expression of the master clock (i.e., the clock xˆ is an under-sampling of zˆ according to
the values of boolean expression pz <= 1). Such programs, also referred to as endochronous,
can be executed in a deterministic way.
Consider the generated C code, we observe that the value of the variable z is always updated.
It holds the value of x if Cx is true, otherwise it is 0. Therefore, we have the following rule that
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{zˆ, pˆz} ∨
{xˆ} ∧
<=
{pz} m.z 1
{z} φ
{z} φ
x 0
#
{pz} φ {x} φm.zc
{C_xc} <=
{zc, zc} φ
xc
{xc} φ
Figure 29: The shared value-graph of MasterClk and its generated C code
mirrors the rewriting of such endochronous programs that be applied by the off-the-shelf Signal
compiler.
xc 7→ φ(true, xc,#)→ x 7→ φ(true, x,#) (38)
We write x 7→ φ(true, x,#) to denote that x points to the subgraph rooted at the node labelled
by φ-function. The rule 38 indicates that if a variable in the generated C code is always updated,
then we required that the corresponding signal in the source program is always present meaning
that the signal never holds the absent value. In consequence of this rewrite rule, the signal x and
its value when it is present x (resp. the variable xc and its updated value xc in the generated C
code) point to the same node in the shared value-graph. Every references to x and x (resp. xc
and xc) point to the same node.
For example, consider the value-graph in Figure 29, we rewrite the subgraph representing the
clock zˆ and p̂z into a single node labelled by the value true. Then, we apply the rule 7 on the
resulting graph, we obtain the reduced graph in Figure 30.
We also have the second synchronous rule that mirrors the semantics of the delay operator of
the Signal language. For instance, we consider the equation pz := z$1 init 0 in Listing 9. In the
representation of the Signal program, we use the variable m.z to capture the last value of the
signal z. And in the generated C code the last value of the variable zc is denoted by m.zc. We
require that the last values of a signal and the corresponding variable in the generated C code
are the same. That means m.z = m.zc.
m.xc 7→ G1 +m.x 7→ G2 → m.x
c,m.x 7→ G1 (39)
The rule 39 indicates that for any signal x and its corresponding variable in the generated C
code which involves in a delay operator, then we required that the last values of x and xc are the
same. That means they are represented by the same subgraph or they point to the same node
in the value-graph. In consequence of this rewrite rule, every references to m.xc and m.x point
to the same node.
Consider the value-graph in Figure 30, m.zc and m.z point to the same node by 39. Then,
C_x and xˆ are represented by the same subgraph and any references to them from the φ-functions
Inria
Evaluating SDVG translation validation: from Signal to C 37
{xˆ} <=
{pz, pz} m.z 1
{z, z} φ
x 0
#
{x} φm.zc
{C_xc} <=
{zc, zc} φ
xc
{xc} φ
Figure 30: The resulting graph of MasterClk and its generated C code 38
which are labelled by zc, zc, z and z point to the same node in the graph as depicted in Figure
31.
{C_xc, xˆ} <=
{m.zc, pz, pz} m.z 1
{z, z} φ
x 0
#
{x} φ
{zc, zc} φ
xc
{xc} φ
Figure 31: The resulting graph of MasterClk and its generated C code by 39
Finally, we add rules that mirrors the assumption on input signals and their corresponding
variables in the generated C code. For any input signal x and the corresponding variable xc in
the generated C code, if x is present, then the value of x which is read from the environment then
the value of the variable xc after the reading statement in the C code must be equivalent. That
means xc and x are represented by the same subgraph in the shared value-graph. We require
that the clock of the input signal x is equivalent to the condition in which the variable xc is
updated if the clock of x is also read from the environment as a parameter. Meaning that we
represent xˆ and C_xc by the same subgraph in the shared value-graph.
xc 7→ G1 + x 7→ G2 → xc, x 7→ G1 (40)
C_xc 7→ G1 + xˆ 7→ G2 → C_x
c, xˆ 7→ G1 (41)
In consequence of these rewrite rule, every references to xˆ and C_xc (resp. x and xc) point to
the same node. By rule 40 we obtain the final normalized value-graph of the program in Listing
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10 and its generated C code as in Figure 32. We can observe that the value of the signal z
and the corresponding variable zc are presented by the same subgraph. Therefore, we can safely
conclude that the value of output signal z and the corresponding variable zc in the generated C
code are equivalent.
{m.zc, pz, pz} m.z
{C_xc, xˆ} <=
1
{zc, zc, z, z} φ
{xc} x 0 #
{xc, x} φ
Figure 32: The final normalized graph of MasterClk and its generated C code
6.3 Implementation
We describe the main steps of our approach, and the main techniques which are used to implement
them. This implementation can be integrated into the existing Polychrony toolset to prove the
the preservation of value-equivalence of variables.
Given a Signal program A, with an unverified compiler, we consider the following process:
1. The compiler takes program A and compiles it.
2. If there is any error (e.g., syntax error), it outputs an Error.
3. Otherwise, it outputs the generated C code C = Gr(A).
These steps can be represented in the following pseudo-code, where Gr(A) is the code generation
phase from the source program A to either C program C or compilation errors:
1 if (Gr(A) is Error)
2 output Error;
3 else output C;
Now, it is followed by our validator which checks that for any output signal x in the source
program A and the corresponding variable xc in the C program, they have the same value,
x = xc. In other words, x and xc point to the same node in the shared value-graph representing
the computations of signals and variables in A and C. We denote this fact by C ⊑value A.
1 if (Gr(A) is Error)
2 output Error;
3 else
4 {
5 if (C ⊑value A)
6 output C;
7 else output Error;
8 }
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This verification process will provide a formal guarantee as strong as that provided by a formal
compiler verification approach with the assumption that our validator is formally correct.
The main components of the verification framework is depicted in Figure 33. The validator
works as follows. First, it computes the Signal program and the corresponding C program into
value-graphs that represent the output computations of the programs. The value-graph can be
considered as a generalization of the result of symbolic evaluation. Then, the resulting value-
graphs is used to construct a single graph by allowing sharing between the two distinct graphs.
The shared value-graph is transformed by applying some graph rewrite rules, this process is
called normalization. The set of rewrite rules reflexes the general rules of inferences of operators,
or the optimizations of the compiler. For instance, consider the 3-node subgraph representing
the expression 1 > 0, the normalization will transform that graph into a single node subgraph
representing the value true, as it reflexes the constant folding.
Finally, it compares the values of the output signals and the corresponding variables in the C
program. For every pair of signal and variable, if their values are equivalent meaning that they
point to the same node in the shared graph, the validator return correct. Therefore, in the best
case, when semantics has been preserved, the value comparison of the output signals and their
corresponding variables has constant time complexity O(1). In fact, it is always expected that
most transformations and optimizations are semantics-preserving, thus the best-case complexity
is important.
Signal Program SDVG Construction
SDVG Construction
Shared 
Value-graph
1
2
Generated C 
Program
Normalized Shared
Value-graph
Are every pair of output signal and 
its corresponding variable in C are 
equivalent?
3
4
Figure 33: A bird’s-eye view of the SDVG translation validation
Let us illustrate the above steps on the program DEC and its generated C code DEC_step()
in Listing 11 at the code generation phase of the compilation process. In the first step, we will
compute the shared value-graph for both programs to represent the computations of signals and
corresponding variables which is depicted in Figure 34.
Listing 11 : Generated C code of DEC
1 EXTERN logical DEC_step ()
2 {
3 C_FB = N <= 1;
4 if (C_FB)
5 {
6 if (! r_DEC_FB (&FB)) return FALSE;
7 }
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8 if (C_FB) N = FB; else N = N - 1;
9 w_DEC_N(N);
10 DEC_step_finalize ();
11 return TRUE;
12 }
{Nˆ , ẐN} ∨
{F̂B} ∧
<=
{ZN} m.N 1
{N} φ
{N} φ
FB −
#
{ZN} φ {FB} φm.Nc
{C_FBc} <=
{Nc, Nc} φ
FBc
{FBc} φ
−
Figure 34: The shared value-graph of DEC and its generated C code
First, note that in the C program the variable N c (“c” is added as superscript for the C program
variables, to distinguish them from the signals in the Signal program) is always updated as in
line (8). In lines (3) and (8), the references to the variable N c are the references to the last value
of N c which is denoted by m.N c. The variable FBc which corresponds to the input signal FB
is updated only when the variable C_FBc is true.
In the second step, we will normalize the above initial shared value-graph. Below is a po-
tential normalization scenario. Figure 35 depicts the intermediate resulting value-graph of this
normalization scenario. And Figure 36 is the final normalized value-graph from the initial graph
when we cannot perform any more normalization.
• The clock of the output signal N is a master clock which is indicated in the generated C
that the variable N c is always updated. By rule 38, the nodes {Nˆ , ẐN} ∨ is rewritten into
true.
• By rule ∧(true, x)→ x, the nodes {F̂B} ∧ is rewritten into {F̂B} <=.
• The node φ-function represents the computation of N is removed and N points to the node
{N} φ by rule 7.
• The node φ-function represents the computation of NN is removed and NN points to the
node {ZN} m.N by rule 7.
• The nodes FBc and FB are rewritten into single node {FB} FBc by rule 40. And all
references to them are replaced by the references to {FB} FBc.
• The nodes m.N c and m.N are rewritten into single node {m.N} m.N c by rule 39. And all
references to them are replaced by the references to {m.N} m.N c.
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{F̂B} <=
{ZN,ZN} m.N 1
{N,N} φ
FB −
#
{FB} φm.Nc
{C_FBc} <=
{Nc, Nc} φ
FBc
{FBc} φ
−
Figure 35: The resulting value-graph of DEC and its generated C code
{m.N,ZN,ZN} m.Nc
{C_FBc, F̂B} <=
1
{Nc, Nc, N,N} φ
{FBc} FB − #
{FBc, FB} φ
Figure 36: The final normalized graph of DEC and its generated C code
In the final step, we check that the value of the output signal and its corresponding variable
in the generated code merge into a single node. In this example, we can safely conclude that
the output signal N and its corresponding variable N c is equivalent since they point to the same
node in the final normalized value-graph.
7 Discussion
There is a wide range of works for value-graph representations of expression evaluations in a
program. For example, in [13], Weise et al. present a nice summary of the various type of
value-graph.
Another related work which adopts the translation validation approach in verification of
optimizations. Tristan et al. [14] recently proposed a framework for translation validation of
LLVM optimizer. For a function and its optimized counterpart, they compute a shared value-
graph. The graph is normalized (roundly speaking, the graph is reduced). After the normalizing,
if the outputs of two functions are represented by the same sub-graph, they can safely conclude
that two functions are equivalent.
On the other hand, Tate et al. [15] proposed a framework for translation validation. Given
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a function in the input program and the corresponding optimized version of the function in the
output program, they compute two value-graphs to represent the computations of the variables.
They then transform the graph by adding equivalent terms through a process called equality
saturation. After the saturation, if two value-graph are the same, they can conclude that the
return value of two given functions are the same. However, for the translation validation purpose,
our normalization process is more efficient and scalable since we can add some rewrite rules into
the validator that reflexes what a typical compiler intends to do (e.g., a compiler will do the
constant folding optimization, then we can add the rewrite rule for constant expressions such as
1 + 2 is replaced by a single node 3).
The present chapter provides a proof of correctness of a multi-clocked synchronous program-
ming language compiler for the preservation of value-equivalence of variables and applies this ap-
proach to the synchronous data-flow compiler Signal. We believe that the translation validation
of synchronous data-flow value-graph of the industrial compiler Signal without instrumentation
is feasible and efficient.
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